节点文献
媒体处理器的验证平台研究
【作者】 蔡钟;
【导师】 姚庆栋;
【作者基本信息】 浙江大学 , 通信与信息系统, 2005, 硕士
【摘要】 在过去二十年中,为了满足人们日益增长的对多媒体的需求,媒体处理器得到了飞速发展,出现了各种各样的媒体处理器。根据其体系结构,媒体处理器可以分为专用可编程处理器、通用可编程处理器、专用处理器和可重配置处理器几大类。各类处理器都针对多媒体处理进行了扩展,增强其多媒体处理能力。通用可编程处理器中的精简指令集处理器(RISC)和专用可编程处理器中的数据信号处理器(DSP)各自具有不同的指令集结构和微结构特点,适合于不同的应用领域,出现了一系列RISC和DSP融合体的RISC/DSP架构,由于既善于执行系统程序,又善于执行信号处理程序,所以能够较好的适应复杂多媒体系统的要求。 本文介绍由浙江大学信息与通信系统研究所设计的32位RISC/DSP混合结构的多媒体数字信号处理器MediaDSP3200(简称MD32)的仿真验证工作。MD32将RISC与DSP处理器的指令操作、寻址模式等要素充分融合,设计了并行操作、多媒体分裂模式等指令操作,形成了融合RISC、DSP、SIMD特点的一种新的指令集结构,并在此基础上设计了具有自身特色的RISC/DSP微结构组成和统一的流水划分结构,使得RISC/DSP体系既能够发挥RISC处理器的系统执行能力,又具有DSP处理器的数据处理能力,既有精简指令的优势,又有较强的算术运算能力,从而使MD32处理器更适合多媒体信息处理的需要。 本文以MD32为例,探讨处理器的验证方法,根据设计的要求,研究针对嵌入式多媒体处理器的验证方法、验证过程。通过单元验证、结构验证、系统验证等步骤,利用时序波形图、日志文件等验证手段,对MD32芯片进行全面的验证工作。 针对MD32的仿真和验证问题,提出基于FPGA的、集仿真测试等功能于一体的、系统平台(MPVTP)。这一平台具有可重配置性、可定制、易于调试、仿真速度快、测试方便等优点。通过对硬件和软件子平台进行快速重配置,不但可以快速应用于不同的媒体处理器的仿真,而且可以作为芯片的测试基台,具有较强的通用性,而且节省了用于单独开发测试平台所需要的物质与时间消耗。 以MD32为目标,分析结合视频解码任务的数据访问特点,研究存储系统的设计、优化。提出了用二维DMA控制器为核心、辅之以优化的总线协议,外部存储单元的存储系统,来提升多媒体处理器的系统性能的方法。
【Abstract】 Media processor is developed rapidly in the last twenty years to meet the fast increasing demand of multimedia application. Media processors can be classified into two pieces, special purpose programmable processor and general purpose programmable processor, or dedicated processor and reconfigurable processor. These processors have improved the compute power to meet the media processing requirement. Reduced Instruction Set Computer (RISC) and Digital Signal Processor (DSP) have different application areas due to their different Instruction Set Architecture (ISA) and micro-architecture. RISC/DSP is a hybrid of traditional RISC and DSP processor. Merit to both characteristics of RISC and DSP, RISC/DSP is more capable for complex media processing.This paper describes a RISC/DSP processor -- MediaDSP3200 (MD32) , which isdeveloped by the Department of Information Science and Electronic Engineering in Zhejiang University. MD32 ISA is a novel architecture, which features with both RISC and DSP. Single Instruction Multi Data (SIMD) is also supported in MD32. A characterized RISC/DSP micro-architecture and unified pipeline is designed based on MD32 ISA. It is not only good at executing system tasks like RISC processor, but also expert in digital signal processing like DSP. This makes MD32 more powerful in multi-media signal processing.A serial of method of verification are studied in this paper. These method included element-verification, structure-verification, system-verification, are focused on the demand of the processor design. Many ways such as Wave, log .etc are used in these method.For increasing the verification speed of MD32, FPGA based Media Processor Verification Test Platform (MPVTP) is introduced in this paper. This platform includes a FPGA based hardware sub-platform and a software sub-platform running on host PC. Both the hardware and the software can be re-configured quickly to accommodate different media processor for different simulation specification. MD32 is simulated on this platform and the design is verified.To optimize the memory system of MD32, a novel Two-dimesion DMA controller and bus protocol are studied in this paper . Compared with conventional methods, the speed of video decode and the efficiency of data exchange are much improved.
【Key words】 Media-Processor; simulation/verification platform; FPGA; memory system; DMA;
- 【网络出版投稿人】 浙江大学 【网络出版年期】2005年 02期
- 【分类号】TP332
- 【被引频次】11
- 【下载频次】189