节点文献

BESIII主触发系统VME机箱快控制插件的设计

Design of VME Crate Fast Control Board for BESIII Main Trigger System

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 司孝平赵棣新刘振安

【Author】 SI Xiao-ping~1, ZHAO Di-xin~2,LIU Zhen-an~2(1.North China Institute of Water Conservancy and Hydroelectric Power,Zhengzhou,450011,China;2.Institute of High Energy Physics,Chinese Academy of Sciences,Beijing,100039,China)

【机构】 华北水利水电学院中科院高能所中科院高能所 河南郑州450011北京100039

【摘要】 提出了“可预置计数限的计数逻辑”和“有暂停控制的双向计数器逻辑”,解决了VME总线主板所能处理的中断的频率与输入信号脉冲的频率不匹配的难题,消除了某些信号与系统时钟异步造成的准稳态;所设计的插件实现了VME总线程控流水线式发中断的功能.

【Abstract】 This paper introduces both "the counting logic with loadable port" and " the dual direction counting logic with pause port",which resolves the puzzle that the frequency of the interrupt dealed with by the VME master card couldn’t match with that of the input signal pulse,and will avoid the uncertain state caused by the asynchronicm beteen some signals and the system clock signal.The board we designed can send out interrupt request to the VME master under control of the programs

【关键词】 VME总线FPGA仿真
【Key words】 VME BUSFPGAsimulation
  • 【文献出处】 佳木斯大学学报(自然科学版) ,Journal of Jiamusi University(Natural Science Edition) , 编辑部邮箱 ,2006年02期
  • 【分类号】TP273
  • 【下载频次】46
节点文献中: 

本文链接的文献网络图示:

本文的引文网络