节点文献

一种新型的低导通电阻折叠硅SOI LDMOS

A New SOI-LDMOS with Folded Silicon for Very Low On-Resistance

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 段宝兴张波李肇基

【Author】 Duan Baoxing~,Zhang Bo,and Li Zhaoji(IC Design Center,University of Electronic Science and Technology of China,Chengdu 610054,China)

【机构】 电子科技大学IC设计中心电子科技大学IC设计中心 成都610054成都610054

【摘要】 提出了一种具有折叠硅表面SOI-LDMOS(FSOI-LDMOS)新结构.它是将硅表面从沟道到漏端的导电层刻蚀成相互排列的折叠状,且将栅电极在较薄的场氧化层上一直扩展到漏端.由于扩展栅电极的电场调制作用使FSOI-LDMOS在比一般SOI-LDMOS浓度高的漂移区表面,包括折叠硅槽侧面形成多数载流子积累,积累的多数载流子大大降低了漂移区的导通电阻.并且沟道反型层浓度基于折叠的硅表面而双倍增加,沟道导通电阻降低.通过三维仿真软件ISE分析,这种结构可以在低于40V左右的击穿电压下,获得超低的比导通电阻.

【Abstract】 A new SOI LDMOS with folded silicon (FSOI-LDMOS) is proposed,in which the silicon substrate surface is trenched to form a folded shape from the channel to the drain electrode and the gate is extended to the drain.The majority-carrier accumulation layer is formed in the drift region because of the extended gate when the device is in the on state,and the concentration of drift region is higher than that in conventional SOI-LDMOS with the same breakdown voltage due to from the additional electric field modulation.The extra majority-carrier is introduced on the side-wall of the trench,which further reduces the on-resistance of the drift region.In addition the channel density is double due to trenching in the folded channel,which reduces the channel on-resistance.3D ISE simulation indicates that the ultra-low specific on-resistance is obtained with a breakdown voltage of less than 40V in FSOI-LDMOS.

【基金】 国家自然科学基金资助项目(批准号:60436030)~~
  • 【文献出处】 半导体学报 ,Chinese Journal of Semiconductors , 编辑部邮箱 ,2006年10期
  • 【分类号】TN386
  • 【被引频次】5
  • 【下载频次】271
节点文献中: 

本文链接的文献网络图示:

本文的引文网络