节点文献
一种低成本的硅垂直互连技术
Silicon Vertical Interconnect Technology of Low Cost
【摘要】 采用KOH刻蚀工艺制作硅垂直互连用通孔,淀积SiO2作为硅垂直互连的电绝缘层,溅射Ti和Cu分别作为Cu互连线的黏附层/扩散阻挡层和电镀种子层。电镀10μm厚的Cu作为硅垂直互连的导电层。为实现金属布线的图形化,在已有垂直互连的硅片上试验了干膜光刻工艺。采用化学镀工艺,在Cu互连线上沉积150~200nm厚的NiMoP薄膜作为防止Cu腐蚀和Cu向其上层介质扩散的覆盖层。高温退火验证了Ti阻挡层和NiMoP覆盖层的可靠性。
【Abstract】 Vertical interconnect silicon via was made by KOH etching process. A SiO2 layer was deposited as the insulation layer, sputtering Ti/Cu was applied for adhesion/barrier layer and seed layer. Electroplating Cu, 10 μm, was used as conductive layer for the silicon vertical interconnects. In order to reroute the metal layer, photosensitive dry film was carried out on the ready vertical interconnect silicon wafer. Thin NiMoP film, 150~200 nm, was deposited on Cu traces by electroless plating as capping layer to prevent Cu from corrosion and diffusion into above dielectric. The reli- ability of Ti and NiMoP was verified by high temperature anneal.
【Key words】 silicon vertical interconnects; barrier layers; electroless plating;
- 【文献出处】 半导体技术 ,Semiconductor Technology , 编辑部邮箱 ,2006年10期
- 【分类号】TN405.97
- 【被引频次】4
- 【下载频次】190