节点文献
基于SI5040的高速误码测试系统的设计与实现
Desing and Implementation of High-speef BER Testing System Based on SI5040
【作者】 邓飞;
【导师】 周鹏;
【作者基本信息】 武汉理工大学 , 通信与信息系统, 2013, 硕士
【摘要】 在光通信网络及设备中,误码率是衡量数据通信质量的重要指标之一。高速率且大容量的光通信网络及设备一直是现代通信系统发展的主流趋势,这对测量通信系统误码率的误码测试仪的速率及功能也提出了越来越高的要求。当前国外研发的高速误码测试仪不仅价格昂贵而且使用复杂,而在国内高速误码测试领域的研究中,虽然已有一些公司研发出了达到10G速率的误码测试仪,但是也存在测试速率单一、测试信号质量差等问题。本文针对当前国内市场上误码测量仪器的测试速率无法满足日益增长的高速率光通信网络及设备的性能测试要求,研制了一种测试速率更高且覆盖范围更广的误码测试系统。它能很好的生成9.95Gbps至11.3Gbps的高速误码测试信号,并能在光通信网络及设备的性能测试中得到准确的误码测试结果。因此,它的实现具有改革性意义和极高的市场价值。文章首先从误码测试系统的测试原理和工作原理出发,分析得出了误码率的计算方法、误码测试时间长度选取以及与置信度的关系、误码测试系统整体设计方案。其次,通过高速码型信号产生与检测和误码率结果的计算等高速误码测试系统实现时存在的技术难点与重点,设计出了三种高速误码测试系统的实现思路,进而作了详细的对比分析,并最终选择了基于SI5040的实现方案。再次,设计出了基于SI5040高速误码测试系统的硬件电路,并对各个系统模块的硬件电路设计做了一定的分析与说明。针对系统模块中电源系统模块和时钟分配系统模块的设计为设计难点,通过理论分析和方案对比选择了开关电源和线性稳压器的组合供电方式以及可编程有源时钟芯片方案的时钟分配系统设计。最后,针对控制器芯片的在线下载功能、有源时钟芯片的时钟输出以及误码个数的统计与误码率的计算为软件编写中的重点,分别对这些软件功能的实现作了深入的介绍。文中对所设计的高速误码测试系统进行了发送和接收两方面性能验证。验证结果表明,测试速率能够覆盖到9.95Gbps至11.318Gbps;发送端信号上升时间可以达到16ps-40ps之间,信号的峰峰值抖动小于0.29UI,满足10G Ethernet、 SDH、Fiber Channel等国际标准;XFP模块测试的光接收灵敏度可以达到-17dbm以下,完全满足目前被测通信设备对高速误码测试系统的性能要求。
【Abstract】 Bit Error Rate is one of the important indicators to measure the quality of data communication in optical communication networks and equipment. High-speed and large-capacity optical communication networks and equipment are the main trend of the development of modern communications systems. It requires increasing speed and function of BERT to measure the bit error rate of the communication system. Although foreign equipment manufacturers have launched various types of high-speed BERT, most instruments are expensive and very complicated. The research in the field of domestic high-speed BER testing, although there have been some company developed the10G BERT, there are also exist some problem such as single test rate and the poor quality of the test signal.In this paper, because of the rate of BERT unable to meet the growing high-speed optical communication networks and devices’ testing requirements, we have developed a BERT that the test rate is higher and broader coverage. It can be generated from9.95Gbps to11.3Gbps high-speed BER test signal, and also can get accurate BER test results in the optical communication networks and equipment performance testing. Therefore, it has revolutionary significance and high market value to develop a simple and practical high-speed BERT. The article starts from the BER test principle of the test system and BERT works, it analysis calculation method of bit error rate, the length of test time which has relationship with confidence, and the overall design scheme of test system. Secondly, this paper designs three kinds of the realization idea of high-speed BER testing system through high-speed pattern signal generation and detection, BER calculation results etc. These techniques are technical difficulties and key implementation in high speed error test system. Then made a detailed comparative analysis of these programs, and Selects the final implementations which bases on SI5040. Thirdly, it designs the hardware circuit of high-speed BER testing system which is bases on SI5040, and it also do some analysis and explanation to the hardware circuit design of each system module. Since the power system module and the clock distribution system module are design difficulties, We chose switching power supplies and linear regulator to design the power system module, and chose Programmable active clock chip to design the clock distribution system module, which are through the comparison of theoretical analysis and scheme. Finally, Online download function for Controller chips, the active clock chip clock output, statistics of the number of errors and the error rate calculation are focus when writing software. That we made an in-depth introduction to the realization of these software functions.In this paper, we test the design of high-speed BER test system on send and receive performance verification. Verification results show that the test rate is able to cover9.95Gbps to11.318Gbps, signal rise time can reach16ps-40ps and signal’s peak-to-peak jitter is less than0.29UI. These parameters can meet10G Ethernet, SDH, Fiber Channel and other international standards. XFP optical module’s receiver sensitivity can reach-17dbm. So the design of BERT can fully meet the current measured communication equipment performance.
- 【网络出版投稿人】 武汉理工大学 【网络出版年期】2014年 06期
- 【分类号】TN929.1
- 【被引频次】3
- 【下载频次】122