节点文献

面向共享缓存CIOQ交换架构的去阻塞自适应反馈调节设计(英文)

De-blocking adaptive feedback control design for shared-buffer CIOQ switching architecture

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 郑锐沈剑良张帆吕平李沛杰邵宇朱正彬

【Author】 Rui ZHENG;Jianliang SHEN;Fan ZHANG;Ping LV;Peijie LI;Yu SHAO;Zhengbin ZHU;Information Engineering University;College of Computer Science and Artificial Intelligence,Fudan University;The Chinese Armed Police Force Command College;

【通讯作者】 沈剑良;

【机构】 信息工程大学复旦大学计算与智能创新学院中国人民武装警察部队指挥学院

【摘要】 为解决共享缓存组合输入输出排队(CIOQ)交换结构中存在的虚拟输出队列级别的队头(HOL)阻塞、缓存溢出丢包及拥塞扩散等问题,同时提升性能和稳定性,本文提出去阻塞自适应反馈调节设计。通过引入基于信用量的超时检测机制,实现理论上的100%无阻塞,大幅消除了HOL阻塞的影响。在所提虚拟输出队列动态调节算法和阈值动态自适应算法共同作用下,该设计能够降低缓存溢出引发的拥塞扩散风险,从而提升系统整体性能。理论分析与实验结果表明,在典型流量场景下,所提设计的最大吞吐量可达1499.66 Gb/s,最低时延为83 ns。此外,有效吞吐量占比高达96.94%,数据链路层包损失占比仅为0.61%,丢包率低至0.6%。相较于传统CIOQ架构和输入排队交换架构,所提设计的吞吐量分别提升15.12%和20.55%,转发时延分别缩短26.9%和54.7%,且系统稳定性更强,可充分满足复杂场景下的数据交换需求。

【Abstract】 To address the issues of head-of-line(HOL) blocking at the virtual output queue(VOQ) level, packet loss, and congestion spreading caused by buffer overflow in the shared-buffer-based combined input and output queued(CIOQ) switching architecture, while enhancing its performance and stability, we propose a de-blocking adaptive feedback control(AFC) design in this study. The introduction of the credit timeout detection mechanism(CTDM) enables the CIOQ to achieve theoretical100% non-blocking state, effectively eliminating the impact of HOL blocking. With the combined effect of the proposed VOQ dynamic regulation algorithm(VDRA) and threshold dynamic adaptive algorithm(TDAA), it can reduce the risk of congestion spreading caused by buffer overflow and consequently improve the overall performance of the system. Both theoretical analysis and experimental results demonstrate that, under typical traffic conditions, the proposed design achieves a maximum throughput of 1499.66 Gb/s and a minimum latency of 83 ns. Additionally, the effective throughput ratio reaches 96.94%, with a data link layer packet(DLLP) loss ratio of merely 0.61% and a packet loss rate as low as 0.6%. In comparison with traditional CIOQ and input queued(IQ) switch architectures, the proposed design demonstrates improvements in throughput by 15.12% and 20.55%,and forwarding latency is reduced by 26.9% and 54.7%, respectively, and the system stability is stronger, which can fully satisfy the demand for data exchange in complex situations.

【基金】 supported by the National Key Research and Development Program of China (No. 2022YFB4500900)
  • 【文献出处】 Engineering Information Technology & Electronic Engineering ,工程·信息与电子工程(英文) , 编辑部邮箱 ,2026年03期
  • 【分类号】TP332
  • 【下载频次】6
节点文献中: 

本文链接的文献网络图示:

本文的引文网络