【摘要】 国密SM4算法是WAPI无线网络标准中广泛使用的加密算法。目前,针对SM4加解密的研究主要集中于硬件实现结构优化,以提高吞吐量和安全性。同时,大数据和5G通信技术的发展对数据加解密的带宽和实时性提出了更高的要求。基于此背景,文章提出一种基于FPGA的SM4异构加速系统,使用硬件实现SM4算法,并优化加解密性能；采用流式高速数据传输架构,支持多个SM4核并行工作,充分利用系统带宽；设计可配置接口,连接SM4与传输架构,提供足够的灵活性。系统于Xilinx XCVU9P FPGA上实现,支持随时更改SM4的负载和模式。测试得到SM4的最大工作频率为462 MHz,系统吞吐量高达92 Gbit/s,延迟仅为266μs。实验结果表明,与其他现有工作相比,该系统能获得更高的SM4工作频率和系统吞吐量,满足高带宽和低延迟的SM4加速需求。更多还原

【Abstract】 The national cryptographic SM4 algorithm is widely used in the WAPI wireless network standard. Currently, the SM4 encryption-decryption research mainly focuses on the optimization of the hardware implementation structure to improve throughput and security.Meanwhile, the development of big data and 5G communication technology has raised higher requirements for the bandwidth and real-time performance of data encryption. Based on the background, this paper proposed an FPGA-based heterogeneous acceleration system for SM4algorithm, which used hardware to implement the SM4 algorithm and optimize encryption performance. The system adopted a streaming high-speed data transmission architecture,supported multiple SM4 cores to work in parallel, and fully utilized the computer bandwidth.The system was designed with configurable interfaces to connect SM4 with the transmission architecture and provided sufficient flexibility. The system was implemented on Xilinx XCVU9P FPGA and supported changing the load and mode of SM4 anytime. Through experiments, the maximum operating frequency of SM4 is 462MHz, the system throughput is as high as 92Gbit/s, and the delay is only 266μs. The results show that compared with other existing works, this system can achieve higher SM4 operating frequency and system throughput, which meets the high bandwidth and low latency requirements of SM4 acceleration.更多还原