【摘要】 为了解决金融FAST(financial information exchange adapted for streaming)协议面临的纯软件解码延迟高，FPGA(field programmable gate array)硬件解码开发周期长、更新困难的问题，提出了基于OpenCL和HLS的硬件解码模式。通过对FAST数据解码的标记、切分、合并、解码模块进行流水优化，对切分和字段解码进行并行操作，将数据的输入输出改为流式接口减少I/O口的延时以及对切分数组进行分割映射等优化方式实现了解码过程低延迟、低抖动。实验结果表明，相比纯软件解码，本文提出的解码器处理速度提升了11倍，解码延迟缩短至1/6，抖动幅度控制在10 ns之内。相比传统HDL方式的FPGA定制硬件开发，开发效率可提升3～4倍，从而更好地满足产品更新换代的需求。更多还原

【Abstract】 In order to solve the problems of high delay of pure software decoding, long development period of FPGA(field programmable gate array) hardware decoding and difficult update of financial FAST(financial information exchange adapted for streaming)protocol, a hardware decoding mode based on OpenCL and HLS was proposed. By optimizing the marking, segmentation, merging, and decoding modules of FAST data decoding through pipelining, parallel operations are performed on segmentation and field decoding.The input and output of the data are changed to a streaming interface to reduce I/O port latency, and the segmentation and mapping of the array segmentation are carried out to achieve low latency and low jitter in the decoding process. Experimental results show that compared with pure software decoding, the processing speed of the proposed decoder is improved by 11 times, the decoding delay is shortened to 1/6, and the jitter amplitude is controlled within 10 ns. Compared with the traditional HDL custom FPGA hardware development, the proposed approach improves development efficiency by 3～4 times, thus better meeting the needs of product updates.更多还原