Aiming at the problem that existing software implementation schemes of Convolutional Neutral Network( CNN) cannot meet the requirements of computing performance and power consumption,this paper proposes a Field Programmable Gate Array( FPGA)-based accelerator for CNN. The convolution computation unit is paralled accelerated in the coarse-grained paralleled level and the whole process is fully pipelined. This optimization allows 20 multiplyaccumulations to finish in a single cycle,which greatly improves calc...
| 
推荐 
点击下列相关研究机构和相关文献作者，可以直接查到这些机构和作者被《中国知识资源总库》收录的其它文献，使您全面了解该机构和该作者的研究动态和历史。
