节点文献

基于连续页面合并以及缓存的硬件载入技术

Hardware loading technology based on consecutive page merging and caching

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 党倩杨婷

【Author】 DANG Qian;YANG Ting;Shaanxi Vocational Technical Institute;Institute of Super-large-scale Integrated Circuit design;

【机构】 陕西职业技术学院超大规模集成电路设计研究所

【摘要】 提出了一种基于连续页面合并以及PTE基址缓存的硬件载入技术。对硬件载入改进有两种方法,分别是:合并Main TLB中物理页号、虚拟页号均连续的两个表项,扩大了Main TLB容量,降低TLB缺失率,减少硬件载入次数;缓存硬件载入过程中第一次查询页表得到的PTE基址,有相同PTE基址的虚拟页号将不需要进行第一次页表查询,节省了一半时间。

【Abstract】 A hardware loading technology based on consecutive page merging and PTE base address caching is proposed in this paper. The improvement of hardware loading has two methods:Merge two table iterms whose VPN and PPN are both consecutive in Main TLB during hardware loading,which can expand the Main TLB’s capacity,reduce TLB missing rate and decrease hardware loading times;Cache the page table entry(PTE)base address getting from the first query to the page table. The VPNs whose PTE base addresses are the same will not need to access page table to get PTE base address,which can save half of the hardware loading time.

  • 【文献出处】 现代电子技术 ,Modern Electronics Technique , 编辑部邮箱 ,2014年15期
  • 【分类号】TP333
  • 【被引频次】1
  • 【下载频次】17
节点文献中: 

本文链接的文献网络图示:

本文的引文网络