【摘要】 低密度奇偶校验(LDPC)码的误码平底现象一直是研究的热点.软件仿真评估LDPC码的纠错能力大约能达到200kbps左右的吞吐率,需要10h才能仿真到10-7水平.基于硬件加速技术的性能仿真能够大大加快仿真速度,可以比软件仿真快10000倍以上,使误码平底的实验研究成为可能.本文采用FPGA实现了LDPC码的硬件仿真平台,整个系统的吞吐率达120Mbps,使仿真速度大大提升.给出了硬件仿真系统的整体架构以及编码器,解码器,高斯白噪声产生器等主要模块的结构和资源消耗.更多还原

【Abstract】 Error floor of Low-density Parity-check(LDPC)codes,which is the performance of LDPC codes on high SNR area,still attracts a lot of attention now.It is of great concern for potential applications of LDPC codes to data storage applications,which require the code to maintain the near capacity error correcting performance down to frame error rates 10-12.Software simulation is normally applied to evaluate their error correcting performance.With a highend PC,the bit error rate(BER)of 10-7 can be reached within about 10hours.However,to get to lower error rate level,the time consuming will be intolerable.In concern with this situation,hardware acceleration system can be developed to make the evaluation much faster.This paper presents an FPGA platform implementation for LDPC code evaluation to investigate the error floor performance.The hardware evaluation platform features by fast speed and high precision.A throughput of 120Mbps is achieved and the BER curve can reach beyond 10-11 within one hour.This emulation speed is over ten thousand times higher than that of software simulation.With this high throughput,the efficiency of simulation to investigate the error floor performance can be highly increased.Additionally,based on this design,simulation of any LDPC codes with shifting or quaci-cyclic feature can be implemented similarly.Some modification will be needed in encoding and decoding modules.The construction of the platform is presented and the modules within the platform such as LDPC encoder,decoder,random number generator,FIFO,and AWGN noise generator are described in this paper.The PCI software interface and FPGA implementation result are also presented.The implementation results show that the design is very efficient in compare with some popular competitors.更多还原