【摘要】 为了降低二维小波变换中的存储消耗并同时提高电路处理速度,提出了一种二维并行的VLSI结构。通过充分挖掘二维变换中行变换和列变换之间的关系,优化了行变换核和列变换核的并行数据扫描输入方式,将9/7小波变换的中间存储降低至4N。同时,采用基于翻转格式的流水线技术,将电路的关键路径缩短至一级乘法器延时,有效地提高了电路处理速度,并通过伸缩电路合并的优化方法将乘法器个数降低至10个,从而有效地减少了硬件资源消耗。更多还原

【Abstract】 In order to reduce the memory size in 2-dimensional discrete wavelet transform and improve the processing speed, a parallel processing architecture is proposed. By analyzing the relationship between the row-transform core and the column-transform core, a modified parallel scanning method is presented. The temporal memory requirement for the 2-D 9/7 DWT are 4N. The flipping structure of 9/7 filter has been used to shorten the critical path to one multiplier delay.Moreover, through merging the scaling steps, the proposed VLSI architecture can reduce the amount of multipliers to 10,thereby effectively reducing the hardware consumption.更多还原