节点文献

一种多通道并行固态存储系统的设计与实现

Design and Implementation of a Multi-channel Parallel Solid State Storage System

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 彭军黎福海罗旗舞肖祥慧

【Author】 PENG Jun;LI Fu-hai;LUO Qi-wu;XIAO Xiang-hui;College of Electrical and Information Engineering,Hunan University;

【机构】 湖南大学电气与信息工程学院

【摘要】 鉴于高速数据采集系统对实时数据存储带宽和容量的要求,提出一种基于现场可编程门阵列(FPGA)的高速多通道并行固态存储系统。该系统以现场可编程门阵列器件XCV5LX110T为核心,选用大容量高速闪存芯片作为存储介质,通过采用并行总线拓宽技术和流水线缓冲技术,在FPGA片内搭建高速多通道并行存储硬件架构,从硬件角度提高系统的数据吞吐带宽。设计一种基于超级页的地址映射策略,并使用该策略对闪存转换层算法的请求处理机制进行并行加速优化,从软件角度提高系统的存储并行性。测试结果表明,该系统的最大存储速度达到73 MB/s,其性能指标能满足高速实时数据存储的需求,证明多通道存储架构和FTL算法具有良好的并行性和可扩展性。

【Abstract】 Aiming at the high requirement for storage bandwidth and capacity in the high speed data acquisition system,a design of high-speed multi-channel solid state storage system based on Field Programming Gate Array(FPGA) is proposed.With the FPGA device XCV5LX110T as the core and large-capacity high-speed NAND Flash memory as the storage medium,it improves the data throughout bandwidth from the hardware perspective through constructing a high speed multi-channel storage architecture in FPGA by using parallel bus expansion and pipeline buffering technology.In order to improve the storage parallelism from the software perspective,an address mapping scheme which is based on super page is used to optimize the parallelism of the request process mechanism in the Flash Translation Layer(FTL) algorithm.Test result shows that the maxim storage speed of this system can be 73 MB/s which can meet the desire of the high speed data acquisition system and proves that this multi-channel storage architecture and the FTL algorithm have excellent parallelism and scalability.

  • 【文献出处】 计算机工程 ,Computer Engineering , 编辑部邮箱 ,2013年12期
  • 【分类号】TP333
  • 【被引频次】9
  • 【下载频次】96
节点文献中: 

本文链接的文献网络图示:

本文的引文网络