【摘要】 通过一个图像处理SoC的设计实例,着重讨论在物理设计阶段降低CMOS功耗的方法.该方法首先调整PAD摆放位置、调整宏单元摆放位置、优化电源规划,得到一个低电压压降版图,间接降低CMOS功耗;接着,通过规划开关活动率文件与设置功耗优化指令,直接降低CMOS功耗.最终实验结果表明此方法使CMOS功耗降低了10.92%.基于该设计流程的图像处理SoC已经通过ATE设备的测试,并且其功耗满足预期目标.更多还原

【Abstract】 The method to reduce the CMOS power during the physical design stage is disucssed in this paper,utilizing the SoC instance of an image processing design.Firstly,the placement locations of the PAD and macro cells were adjusted and the power planning was optimized.As a result,an intermediate layout with lower voltage drop is gained,which reduces the CMOS power indirectly.Secondly,the file of switching activity ratio planned and the power optimization instructions set are applied on the intermediate layout,and the CMOS power is directly reduced.Finally,simulation results show that the method has saved the power 10.92%.The SoC instance chip entity has passed the test on the ATE and the power meets the design expection.更多还原