With higher density and lower operating voltage,SRAM-based Field Programmable Gate Arrays(FPGAs) are more sensitive to Single Event Upse(tSEU).A VPR-based anti-SEU algorithm is presented,by modifying relative routing resources' cost function to minimize bridging errors caused by SEU.The experimental results show that this method can improve FPGA chip's soft-error tolerance performance by 20% compared with VPR,without introducing extra hardware resources and additional design redundancy.
| 
推荐 
点击下列相关研究机构和相关文献作者，可以直接查到这些机构和作者被《中国知识资源总库》收录的其它文献，使您全面了解该机构和该作者的研究动态和历史。
