节点文献

基于FPGA的SpaceWire路由器设计

Design of SpaceWire router based on FPGA

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 张毅刚刘伟伟赵光权

【Author】 Zhang Yigang Liu Weiwei Zhao Guangquan(Department of Automatic Test and Control,Harbin Institute of Technology,Harbin 150001)

【机构】 哈尔滨工业大学自动化测试与控制系

【摘要】 针对SpaceWire的应用需求,在对SpaceWire标准协议及其路由机制介绍的基础上,设计并实现了1种SpaceWire路由器。路由器以FPGA为核心,带有8个SpaceWire链路接口、2个USB总线接口以及1个Time_Code接口,采用Verilog HDL硬件描述语言设计开发SpaceWire路由器IP核。经过对SpaceWire路由器数据传输的可靠性和实时性测试,结果表明SpaceWire路由器通信速率可达200 Mb/s,数据传输具有较高的可靠性和实时性。

【Abstract】 To fulfill the needs for the application of SpaceWire,a design is provided to achieve a SpaceWire router based on the introduction of SpaceWire standard and routing mechanism.The SpaceWire Router that contains eight SpaceWire link interfaces,two USB interfaces and one Time_Code interface adopts FPGA as control unit,the logic design of the SpaceWire router IP is developed with the Verilog HDL.The reliability and real-time of data transmission are tested,the test results show that the SpaceWire router has high reliable and real-time performance.

【关键词】 FPGASpaceWire路由器路由矩阵
【Key words】 FPGASpaceWire routerrouter matrix
【基金】 哈尔滨工业大学优秀青年教师培养计划资助(HITQNJS.2009.028)
  • 【文献出处】 电子测量技术 ,Electronic Measurement Technology , 编辑部邮箱 ,2011年06期
  • 【分类号】TP393.05
  • 【被引频次】10
  • 【下载频次】299
节点文献中: 

本文链接的文献网络图示:

本文的引文网络