节点文献

Characterization analysis of UDSM LVTSCR under TLP stress

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 李立; 刘红侠; 董翠; 周文;

【Author】 Li Li~(1,+),Liu Hongxia~1,Dong Cui~2,and Zhou Wen 1 Key Laboratory for Wide Band Gap Semiconductor Materials and Devices of Ministry of Education, School of Microelectronics,Xidian University,Xi’an 710071,China 2 School of Science,Xidian University,Xi’an 710071,China

【机构】 Key Laboratory for Wide Band Gap Semiconductor Materials and Devices of Ministry of Education,School of Microelectronics,Xidian University; School of Science,Xidian University;

【摘要】 <正>The characteristics of a low-voltage triggering silicon-controlled rectifier(LVTSCR) under a transmission line pulse(TLP) and the characteristics of high frequency are analyzed.The research results show that the anode series resistance has a significant effect on the key points of the snapback curve.The device characteristics can fit the requirements of a electrostatic discharge(ESD) design window by adjusting the anode series resistance. Furthermore,the set-up time of the ESD has an influence on the turn-on voltage of the LVTSCR.A steep rising edge will cause the turn-on voltage to increase.The parasitic capacitance of the device for different voltage biases and frequencies determines the capacitive impedance,and its accuracy calculation is very important to the ESD design of high frequency circuits.Our research results provide a theoretical basis for the design of an ultra-deep sub-micron(UDSM) LVTSCR structure under ESD stress and the improvement of TLP test technology.

【Abstract】 The characteristics of a low-voltage triggering silicon-controlled rectifier(LVTSCR) under a transmission line pulse(TLP) and the characteristics of high frequency are analyzed.The research results show that the anode series resistance has a significant effect on the key points of the snapback curve.The device characteristics can fit the requirements of a electrostatic discharge(ESD) design window by adjusting the anode series resistance. Furthermore,the set-up time of the ESD has an influence on the turn-on voltage of the LVTSCR.A steep rising edge will cause the turn-on voltage to increase.The parasitic capacitance of the device for different voltage biases and frequencies determines the capacitive impedance,and its accuracy calculation is very important to the ESD design of high frequency circuits.Our research results provide a theoretical basis for the design of an ultra-deep sub-micron(UDSM) LVTSCR structure under ESD stress and the improvement of TLP test technology.

【基金】 Project supported by the National Natural Science Foundation of China(Nos.60976068,60936005);the Cultivation Fund of the Key Scientific and Technical Innovation Project,Ministry of Education of China(No.708083).
  • 【文献出处】 半导体学报 ,Journal of Semiconductors , 编辑部邮箱 ,2011年05期
  • 【分类号】TN35
  • 【下载频次】33
节点文献中: 

本文链接的文献网络图示:

本文的引文网络