节点文献

一种用于流水线ADC的CMOS运算放大器的设计

Design of a CMOS Operational Amplifier for Pipelined ADC

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 王金斗

【Author】 WANG Jin-dou(Shijiazhuang Vocational Technology Institute,Shijiazhuang 050081,China)

【机构】 石家庄职业技术学院

【摘要】 设计了一种全差分高速高增益的CMOS运算跨导放大器。该放大器采用了折叠式共源共栅结构,并用增益自举技术提高运算放大器的直流增益。为了实现较大的输出电压摆幅和较低的电路直流功耗,主运放采用了开关电容共模反馈。该放大器可用于10位50MHz的流水线ADC电路中。基于CSMC0.5工艺库,电源电压3.3V,仿真结果表明,在5p的负载电容下,运算放大器的增益为106dB,单位增益带宽为371MHz。

【Abstract】 A high-speed CMOS fully differential operational transconductance amplifier(OTA)is designed which is based on the folded-cascode configuration.The gain-boost technique is used to increase the DC gain of OTA.The main amplifier employs the switched capacitor common mode feedback circuit(SC-CMFB)for a lager output voltage swing and lower power consumption.The OTA can be used in a 10bit 50MHz piplined ADC.It is designed in CSMC0.5 CMOS process with 3.3V power supply,the simulation results show that the DC gain is 106dB and the unity-gain bandwidth is 371MHz.

  • 【分类号】TN722.77
  • 【下载频次】117
节点文献中: 

本文链接的文献网络图示:

本文的引文网络