节点文献
基于FPGA实现PN码快速捕获方案的设计
Fast Capture Scheme of PN Code based on FPGA
【摘要】 文章基于离散时间信号处理的分析方法,对多普勒频移影响PN码的性能进行了讨论。详细分析了部分数字相关器与FFT结合的频响特性并进行了系统仿真。在此基础上,提出了对存在较大多普勒频移的长伪随机码系统,采用FPGA实现部分数字相关器与FFT频率校正技术相结合的伪码捕获算法,实现较短时间捕获PN码的方案。
【Abstract】 The article,based on analysis method of the discrete time signal processing,discusses the PN code performance affected by the Doppler frequency deviation.The working principle of digital correlator and the frequency response characteristics in combining partial digital correlator with FFT is analyzed and simulated.The paper proposes the FPGA-based implementation scheme for fast capture of PN code in the short time by combining the partial digital correlator with FFT in the long pseudo-random code system with large Doppler frequency deviation.
【关键词】 PN码快捕;
数字相关;
多普勒频移;
FPGA;
【Key words】 fast capture of PN code; digital correlation; doppler frequency deviation; FPGA;
【Key words】 fast capture of PN code; digital correlation; doppler frequency deviation; FPGA;
- 【文献出处】 通信技术 ,Communications Technology , 编辑部邮箱 ,2009年10期
- 【分类号】TN914.42
- 【被引频次】3
- 【下载频次】135