节点文献

45nm低功耗、高性能Zipper CMOS多米诺全加器设计

Low Power and High Performance Zipper CMOS Domino Full-Adder Design in 45nm Technology

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 汪金辉宫娜耿淑琴侯立刚吴武臣董利民

【Author】 WANG Jin-hui1,GONG Na2,Geng Shu-qin1,HOU Li-gang1,WU Wu-chen1,DONG Li-min1(1.VLSI and System Laboratory,Beijing University of Technology,Beijing 100022,China; 2.College of Electronic and Informational Engineering,Hebei University,Baoding,Hebei 071002,China)

【机构】 北京工业大学集成电路与系统研究室河北大学电子信息工程学院

【摘要】 提出了电荷自补偿技术,此技术利用P型多米诺电路动态结点的放电对N型多米诺电路的动态结点充电,并在此技术基础上综合应用双阈值技术和多电源电压技术,设计了新型低功耗、高性能Zipper CMOS多米诺全加器.仿真过程中提出了功耗分布法,精确找到了电荷自补偿技术的最优路径.仿真结果表明,在相同的时间延迟下,与标准Zipper CMOS多米诺全加器、双阈值Zipper CMOS多米诺全加器、多电源电压Zipper CMOS多米诺全加器相比,新型Zipper CMOS多米诺全加器动态功耗分别减小了37%、35%和7%,静态功耗分别减小了41%,20%和43%.最后,分析并得到了新型全加器漏电流最低的输入矢量和时钟状态.

【Abstract】 A charge self-compensation techniques,based on the dynamic node of the P-type charging dynamic node of N-type,is proposed in this paper.Utilizing this technique,the dual-threshold voltage techniques and the multiple supply voltages techniques a low power and high performance Zipper CMOS domino full-adder is designed.And a novel method of the power distribution is introduced.With this method,the optimal path of the proposed Zipper CMOS full-adder with the charge self-compensation techniques is found accurately to minimize the power.Simulation results prove that active power of proposed Zipper CMOS full-adder can be reduced by up to 37%,5% and 7%,and static power can be reduced by up to 41%,20% and 43% as compared to the standard,the dual threshold voltage,and the multiple supply Zipper CMOS domino full-adder under similar delay time,respectively.At last,the inputs and clock signals combination sleep state dependent on leakage current characteristics is analyzed and the optimal sleep state is obtained.

  • 【文献出处】 电子学报 ,Acta Electronica Sinica , 编辑部邮箱 ,2009年02期
  • 【分类号】TN432
  • 【被引频次】20
  • 【下载频次】418
节点文献中: 

本文链接的文献网络图示:

本文的引文网络