节点文献

Chip Multithreaded Consistency Model

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 李祖松郇丹丹胡伟武唐志敏

【Author】 Zu-Song Li Dan-Dan Huan Wei-Wu Hu Zhi-Min Tang Institute of Computing Technology,Chinese Academy of Sciences,Beijing 100080,China

【机构】 Institute of Computing Technology,Chinese Academy of Sciences,Beijing 100080,China

【摘要】 <正>Multithreaded technique is the developing trend of high performance processor.Memory consistency model is essential to the correctness,performance and complexity of multithreaded processor.The chip multithreaded consistency model adapting to multithreaded processor is proposed in this paper.The restriction imposed on memory event ordering by chip multithreaded consistency is presented and formalized.With the idea of critical cycle built by Wei-Wu Hu,we prove that the proposed chip multithreaded consistency model satisfies the criterion of correct execution of sequential consistency model.Chip multithreaded consistency model provides a way of achieving high performance compared with sequential consistency model and ensures the compatibility of software that the execution result in multithreaded processor is the same as the execution result in uniprocessor.The implementation strategy of chip multithreaded consistency model in Godson-2 SMT processor is also proposed.Godson-2 SMT processor supports chip multithreaded consistency model correctly by exception scheme based on the sequential memory access queue of each thread.

【Abstract】 Multithreaded technique is the developing trend of high performance processor.Memory consistency model is essential to the correctness,performance and complexity of multithreaded processor.The chip multithreaded consistency model adapting to multithreaded processor is proposed in this paper.The restriction imposed on memory event ordering by chip multithreaded consistency is presented and formalized.With the idea of critical cycle built by Wei-Wu Hu,we prove that the proposed chip multithreaded consistency model satisfies the criterion of correct execution of sequential consistency model.Chip multithreaded consistency model provides a way of achieving high performance compared with sequential consistency model and ensures the compatibility of software that the execution result in multithreaded processor is the same as the execution result in uniprocessor.The implementation strategy of chip multithreaded consistency model in Godson-2 SMT processor is also proposed.Godson-2 SMT processor supports chip multithreaded consistency model correctly by exception scheme based on the sequential memory access queue of each thread.

【基金】 Supported by the National High Technology Development 863 Program of China(Grant Nos.2007AA01Z114, 2006AA010201);the National Natural Science Foundation of China(Grant Nos.60703017, 60736012, 60325205, 60673146, 60603049);the National Grand Fundamental Research 973 Program of China(Grant Nos.2005CB321601, 2005CB321603);Beijing Natural Science Foundation(Grant No.4072024).
  • 【文献出处】 Journal of Computer Science & Technology ,计算机科学技术学报(英文版) , 编辑部邮箱 ,2008年02期
  • 【分类号】TN402
  • 【被引频次】1
  • 【下载频次】52
节点文献中: 

本文链接的文献网络图示:

本文的引文网络