【摘要】 可编程分频器是PLL频率综合器中的重要单元,用标准单元方法实现了一种适用于数字电视地面广播(DVB-T)接收机的PLL频率综合器的可编程分频器.结合双模分频器,所设计的分频器可实现926～1387之间的整数分频.除了传统的逻辑综合、版图规划、布局布线等标准单元设计流程,所设计流程中还考虑了前端设计和后端设计之间的信息交互.通过将后端信息返标到前端设计工具,生成了用户定义的线负载模型,该模型比缺省的模型更接近实际情况.该可编程分频器采用ARTISANTSMC0.18μm CMOS标准单元库设计并流片,芯片面积为675μm×475μm,1.8V电压下的功耗为2mW.测试结果表明芯片工作正确,能够完成精确的分频比.更多还原

【Abstract】 The implementation of a programmable frequency divider,which is one of the components of the phase-locked loop(PLL)frequency synthesizer for digital video broadcasting-terrestrial(DVB-T)and other modern communication systems,is presented.By cooperating with a dual-modulus prescaler,this divider can realize an integer frequency division from 926 to 1 387.Besides the traditional standard cell design flow,such as logic synthesis,placement and routing,the interactions between front-end and back-end are also considered to optimize the design flow under deep submicron technology.By back-annotating the back-end information to front-end design,a custom wire-load model is created which is more practical compared with the default model.This divider has been fabricated in TSMC 0.18μm CMOS technology using Artisan standard cell library.The chip area is 675μm×475μm and the power consumption is about 2 mW under a 1.8 V power supply.Measurement results show that it works correctly and can realize a frequency division with high precision.更多还原