节点文献

基于FPGA的并行总线QBus接口板的设计与实现

Design and Realization of QBus Interface Card Based on FPGA

  • 推荐 CAJ下载
  • PDF下载
  • 不支持迅雷等下载工具,请取消加速工具后下载。

【作者】 丁楠翟正军马捷中羊天德姜红梅

【Author】 DING Nan,ZHAI Zheng-jun,MA Jie-zhong,YANG Tian-de,JIANG Hong-mei (School of Computer Science and Engineering,Northwestern Polytechnical University,Xi’an 710072,China)

【机构】 西北工业大学计算机学院西北工业大学计算机学院 陕西西安710072陕西西安710072

【摘要】 电子模块系统并行总线(QBus总线)是某型飞机火控电子设备的专用数据通信总线。研制QBus总线接口板用于QBus总线的总线控制、终端仿真及数据监控。介绍了QBus总线接口板的功能,给出了总体设计方案。采用自上向下(Top-Down)的EDA技术,逐步将问题细化,对各功能模块进行了详细划分和设计,用VHDL语言描述硬件电路,最终用FPGA实现了QBus总线技术。通过测试和联调,该板卡可以与某型飞机火控电子设备正常稳定通信。

【Abstract】 The electronic module system parallel bus(the QBus bus) is some airplane fire control electronic installation special-purpose data communication bus.The QBus bus interface card is developed to use in bus control,the terminal simulation and the data monitoring of the QBus bus.The function of the QBus bus interface card is introduced,and the system design plan is produced.The detailed division and design to various function modules using EDA technology from top to down,and described hardware electric circuit using VHDL are completed.Finally,FPGA is used to realize the QBus bus technology.Through the test,the system can communicate with some airplane fire control electronic installation successfully and stably.

【关键词】 并行总线QBus读写时序FPGAVHDL
【Key words】 parallel bus QBusreading and writing time sequenceFPGAVHDL
  • 【文献出处】 测控技术 ,Measurement & Control Technology , 编辑部邮箱 ,2007年09期
  • 【分类号】TP336;TN791
  • 【被引频次】1
  • 【下载频次】138
节点文献中: 

本文链接的文献网络图示:

本文的引文网络